

1FW

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re the Application of:

LOUIS LIPPINCOTT, ET AL.

Application No.: 10/750,075

Filed: December 31, 2003

For: **Motion Estimation Sum Of All Differences  
(SAD) Array Having Reduced  
Semiconductor Die Area Consumption**

Art Group: 2614

Examiner: Unassigned

**INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

In accordance with the duty of disclosure, enclosed is a copy of IDS Citation Form PTO/SB/08 or PTO-1449, together with copies of the documents cited on that form, except for copies not required to be submitted (e.g., copies of U.S. patents and U.S. published patent applications need not be enclosed). This IDS and IDS Citation Form are being submitted before the mailing of a first Office Action. It is respectfully requested that the cited references be considered and that the enclosed copy of PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

It is hereby stated that no item of information contained in the Information Disclosure Statement was cited in a patent office in a counterpart application, and, to the knowledge of the undersigned, after making reasonable inquiry, no item of information contained in the Information Disclosure Statement was known to any individual associated with the filing or prosecution of the subject application more than three months prior to the filing of the Information Disclosure Statement.

The references were cited in a Search Report dated May 10, 2005 (copy enclosed herewith) in a counterpart PCT application.

The submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made in the subject application and is not to be construed as an admission that the information cited in this statement is material to patentability.

Please charge any fees due to Deposit Account 02-2666. A duplicate copy of the Fee Transmittal (PTO/SB/17) is enclosed for this purpose.

Date: \_\_\_\_\_

8/10/05

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP


  
Robert B. O'Rourke, Reg. No. 46,972

12400 Wilshire Boulevard, 7th Floor  
Los Angeles, CA 90025  
Telephone: (408) 720-8300

I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

  
Alma Goldchain

8/10/05  
Date



|   |  |  |  |                          |                   |
|---|--|--|--|--------------------------|-------------------|
| Substitute for form 1449A/PTO<br><b>INFORMATION DISCLOSURE<br/>STATEMENT BY APPLICANT</b> |  |  |  | <b>Complete if Known</b> |                   |
|   |  |  |  | Application Number       | 10/750,075        |
| Sheet      2      of      2   |  |  |  | Filing Date              | December 31, 2003 |
|   |  |  |  | First Named Inventor     | Louis Lippincott  |
|   |  |  |  | Art Unit                 | 2614              |
|   |  |  |  | Examiner Name            | Unassigned        |
|   |  |  |  | Attorney Docket Number   | 42P17498          |

| NON PATENT LITERATURE DOCUMENTS |           |  |    |
|---------------------------------|-----------|--|----|
| Examiner Initials*              | Cite No.† | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.  | T‡ |
|                                 |           | PCT International Search Report, PCT/US2004/043669, Intel Corporation, 5/10/2005, 8 pages.   |    |
|                                 |           | MOSHNYAGA, VASILY G., "An MSB Truncation Scheme for Low-Power Video Processors," Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium in Orlando, FL, USA, May 30 - June 2, 1999, IPiscataway, NJ, USA, IEEE, U.S. Vol. 4, 5/30/1999, pages 291-294, XP010341168, ISBN: 0-7803-5471-0.                  |    |
|                                 |           | HE, ZHONG-LI, et al., "Low Power Motion Estimation Design Using Adaptive Pixel Truncation," Proceedings of the 1997 International Symposium on Low Power Electronics and Design, August 18, 1997, pages 167-172, XP002325680, California, USA.   |    |
|                                 |           | SU, C.-L., et al., "Motion Estimation Using MSD-First Processing," IEE Proceedings: Circuits Devices and Systems, Institution of Electrical Engineers, Stenvenage, GB, Vol. 150, No. 2, April 7, 2003, pages 124-133, XP006020012, ISSN: 1350-2409.  |    |
|                                 |           | WUJIAN, ZHANG, et al., "A High -Throughput Systolic Array for Motion Estimation Using Adaptive Bit Resolution," ASIC, 2001. Proceedings. 4th International Conference on Oct. 23-25, 2001, Piscataway, NJ, USA, IEEE, October 23, 2001, pages 378-381, XP010576789, ISBN: 0-7803-6677-8.   |    |
|                                 |           | POURREZA, H.R., et al., "Weighted Multiple Bit-Plane Matching, A Simple and Efficient Matching Criterion for Electronic Digital Image Stabilizer Application," Signal Processing, 2002 6th International Conference on Aug. 26-30, 2002, Piscataway, NJ, USA, IEEE, Vol. 2, August 26, 2002, pages 9576-960, XP010627688, ISBN: 0-7803-7488-6. |    |
|                                 |           |  |    |

|                    |  |                 |  |
|--------------------|--|-----------------|--|
| Examiner Signature |  | Date Considered |  |
|--------------------|--|-----------------|--|

\*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

†Applicant's unique citation designation number.‡Applicant is to place a check mark here if English language Translation is attached.

Based on PTO/SB/08B (08-03) as modified by Blakely, Solokoff, Taylor & Zafman (wlr) 08/11/2003.  
Send To: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450